View HSDL-3602-007_4178568.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HSDL-3602
IrDA(R) Data 1.4 Compliant 4 Mb/s 3V Infrared Transceiver
Data Sheet
Description
The HSDL-3602 is a low profile infrared transceiver module that provides interface between logic and IR signals for through-air, serial, half-duplex IR data link. The module is compliant to IrDA Data Physical Layer Specifications 1.4 and IEC825-Class 1 Eye Safety Standard. The HSDL-3602 contains a high-speed and high-efficiency 870 nm LED, a silicon PIN diode, and an integrated circuit. The IC contains an LED driver and a receiver providing a single output (RXD) for all data rates supported.
Features
* Fully compliant to IrDA 1.1 specifications: -- 9.6 kb/s to 4 Mb/s operation -- Excellent nose-to-nose operation * Typical link distance > 1.5 m * IEC825-Class 1 eye safe * Wide operating voltage range -- 2.7 V to 3.6 V * Small module size -- 4.0 x 12.2 x 4.9 mm (H x W x D) * Complete shutdown -- TXD, RXD, PIN diode * Low shutdown current -- 10 nA typical * Adjustable optical power management -- Adjustable LED drive-current to maintain link integrity * Single Rx data output -- FIR select pin switch to FIR * Integrated EMI shield -- Excellent noise immunity * Edge detection input -- Prevents the LED from long turn-on time * Interface to various super I/O and controller devices * Designed to accommodate light loss with cosmetic window * Only 2 external components are required * Lead free package
VCC R1 LEDA (10)
Applications
* Digital imaging -- Digital still cameras -- Photo-imaging printers * Data communication -- Notebook computers -- Desktop PCs -- Win CE handheld products -- Personal Digital Assistants (PDAs) -- Printers -- Fax machines, photocopiers -- Screen projectors -- Auto PCs -- Dongles -- Set-top box * Telecommunication products -- Cellular phones -- Pagers * Small industrial and medical instrumentation -- General data collection devices -- Patient and pharmaceutical data collection devices * IR LANs
TXD (9)
SP
MD0 (4) MD1 (5)
HSDL-3602
RXD (8)
FIR_SEL (3) CX1 GND (7) CX2 VCC (1) AGND (2)
HSDL-3602 Functional block diagram
The HSDL-3602 can be completely shut down to achieve very low power consumption. In the shut down mode, the PIN diode is inactive, thus producing very little photo-current even under very bright ambient light. The HSDL-3602 also incorporates the capability for adjustable optical power. With two programming pins; MODE 0 and MODE 1, the optical power output can be adjusted lower when the nominal desired link distance is one-third or two-third of the full IrDA link. The HSDL-3602 comes with a front view packaging option (HSDL-3602-007/-037) and a top view packaging option (HSDL-3602-008/-038). It has an integrated shield that helps to ensure low EMI emission and high immunity to EMI field, thus enhancing reliable performance. Ordering Information Package Option Package Front View
Application Support Information
The Application Engineering group in Avago Technologies is available to assist you with the Technical understanding associated with HSDL-3602 infrared transceiver module. You can contact them through your local Avago Technologies' sales representatives for additional details.
Part Number HSDL-3602-007
Standard Package Increment 400
Front View
HSDL-3602-037
1800
Top View
HSDL-3602-008
400
Top View
HSDL-3602-038
1800
I/O Pins Configuration Table Pin 1 2 3 4 5 6 7 8 9 10 Description Supply Voltage Analog Ground FIR Select Mode 0 Mode 1 No Connection Ground Receiver Data Output Transmitter Data Output LED Anode Symbol VCC AGND FIR_SEL MD0 MD1 NC GND RXD TXD LEDA
10
9
8
7
6
5
4
3
2
1
Back view (HSDL-3602-007/-037) BACK VIEW (HSDL-3602 #007/#017)
10
9
8
7
6
5
4
3
2
1
Bottom view (HSDL-3602-008/-038) BOTTOM VIEW (HSDL-3602-008/-038)
2
Transceiver Control Truth Table Mode 0 Mode 1 FIR_SEL 1 0 X 0 0 0 0 1 0 1 1 0 0 0 1 0 1 1 1 1 1
X = Don't Care
RX Function Shutdown SIR SIR SIR MIR/FIR MIR/FIR MIR/FIR
TX Function Shutdown Full Distance Power 2/3 Distance Power 1/3 Distance Power Full Distance Power 2/3 Distance Power 1/3 Distance Power
Transceiver I/O Truth Table Transceiver Mode Active Active Active Active Shutdown FIR_SEL X 0 1 X X Inputs TXD 1 0 0 0 X[4] EI X High[1] High[2] Low Low Outputs LED On Off Off Off Not Valid RXD Not Valid Low[3] Low[3] High Not Valid
X = Don't Care EI = In-Band Infrared Intensity at detector Notes: 1. In-Band EI 115.2 kb/s and FIR_SEL = 0. 2. In-Band EI 0.576 Mb/s and FIR_SEL = 1. 3. Logic Low is a pulsed response. The condition is maintained for duration dependent on the pattern and strength of the incident intensity. 4. To maintain low shutdown current, TXD needs to be driven high or low and not left floating.
Recommended Application Circuit Components Component Recommended Value R1 2.2 5%, 0.5 Watt, for 2.7 VCC 3.3 V operation 2.7 5%, 0.5 Watt, for 3.0 VCC 3.6 V operation CX1[5] 0.47 F 20%, X7R Ceramic CX2[6] 6.8 F 20%, Tantalum
Notes: 5. CX1 must be placed within 0.7 cm of the HSDL-3602 to obtain optimum noise immunity. 6. In "HSDL-3602 Functional Block Diagram" on page 1 it is assumed that Vled and VCC share the same supply voltage and filter capacitors. In case the 2 pins are powered by different supplies CX2 is applicable for Vled and CX1 for VCC. In environments with noisy power supplies, including CX2 on the VCC line can enhance supply rejection performance.
3
LEDA vs LEDA 0.7 0.6 0.5 ILED (A) 0.4 0.3 0.2 0.1 0 1.3 1.5 1.7 1.9 2.1 2.3 LOP (mW/sr) 450 400 350 300 250 200 150 100 50 0 0
LIGHT OUTPUT POWER (LOP) vs ILED
0.1
0.2
0.3
0.4
0.5
0.6
0.7
LEDA VOLTAGE (V)
ILED (A)
Marking Information
HSDL-3602 Graph 1 HSDL-3602 Graph 2
The HSDL-3602-007/-037 is marked `3602YYWW' on the shield where `YY' indicates the unit's manufacturing year, and `WW' refers to the work week in which the unit is tested. Absolute Maximum Ratings[7] Parameter Storage Temperature Operating Temperature DC LED Current Peak LED Current Symbol TS TA ILED (DC) ILED (PK) Minimum -40 -20
Maximum +100 +70 165 650 750
Unit C C mA mA mA V V mA V
Conditions
90 s pulse width, 25% duty cycle 2 s pulse width, 10% duty cycle
LED Anode Voltage Supply Voltage Transmitter Data Input Current Receiver Data Output Voltage
VLEDA VCC ITXD (DC) VO
-0.5 0 -12 -0.5
7 7 12 VCC + 0.5
|IO(RXD)| = 20 A
Note: 7. For implementations where case to ambient thermal resistance 50C/W.
Caution: The BiCMOS inherent to the design of this component increases the component's susceptibility to damage from electrostatic discharge (ESD). It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation, which may be induced by ESD. 4
Recommended Operating Conditions Parameter Symbol Operating Temperature TA Supply Voltage VCC Logic High Input Voltage VIH for TXD, MD0, MD1, and FIR_SEL Logic Low Transmitter VIL Input Voltage LED (Logic High) Current ILEDA Pulse Amplitude Receiver Signal Rate
Minimum -20 2.7 2 VCC/3
Maximum +70 3.6 VCC
Unit C V V
Conditions
0 400 0.0024
VCC/3 650 4
V mA Mb/s
Electrical & Optical Specifications Specifications hold over the Recommended Operating Conditions unless otherwise noted. Unspecified test conditions can be anywhere in their operating range. All typical values are at 25C and 3.3 V unless otherwise noted. Parameter Symbol Min. Typ. Max. Units Conditions Transceiver Supply Current Shutdown ICC1 10 200 nA VSD VCC - 0.5 Idle ICC2 2.5 5 mA VI(TXD) VIL, EI = 0 Digital Input Logic IL/IH -1 1 A 0 VI VCC Current Low/High Transmitter Transmitter Logic High EIH 100 250 400 mW/sr VIH = 3.0 V Radiant Intensity ILEDA = 400 mA Intensity 1/2 15 Peak p 875 nm Wavelength Spectral Line 1/2 35 nm Half Width Viewing Angle 21/2 30 60 Optical tpw (EI) 1.5 1.6 1.8 s tpw(TXD) = 1.6 s at 115.2 kb/s Pulse Width 148 217 260 ns tpw(TXD) = 217 ns at 1.15 Mb/s 115 125 135 ns tpw(TXD) = 125 ns at 4.0 Mb/s Rise and tr (EI), 40 ns tpw(TXD) = 125 ns at 4.0 Mb/s Fall Times tf (EI) tr/f(TXD) = 10 ns Maximum tpw (max) 20 50 s TXD pin stuck high Optical Pulse Width LED Anode On State Voltage VON(LEDA) 2.4 V ILEDA = 400 mA, VI(TXD) VIH LED Anode Off State Leakage ILK(LEDA) 1 100 nA VLEDA = VCC = 3.6 V, Current VI(TXD) VIL
5
Electrical & Optical Specifications Specifications hold over the Recommended Operating Conditions unless otherwise noted. Unspecified test conditions can be anywhere in their operating range. All typical values are at 25C and 3.3 V unless otherwise noted. Parameter Symbol Min. Typ. Max. Units Conditions Receiver Receiver Data Logic Low VOL 0 -- 0.4 V IOL = 1.0 mA, Output Voltage EI 3.6 W/cm2, 1/2 15 Logic High VOH VCC - 0.2 -- VCC V IOH = -20 A, EI 0.3 W/cm2, 1/2 15 Viewing 21/2 30 Angle Logic High Receiver Input EIH 0.0036 500 mW/cm2 For in-band signals Irradiance 115.2 kb/s[8] 0.0090 500 mW/cm2 0.576 Mb/s in-band signals 4 Mb/s[8] 2 For in-band signals[8] Logic Low Receiver Input EIL 0.3 W/cm Irradiance Receiver Peak Sensitivity P 880 nm Wavelength Receiver SIR Pulse Width tpw (SIR) 1 4.0 s 1/2 15[10], CL = 10 pF Receiver MIR Pulse Width tpw (MIR) 100 500 ns 1/2 15[11], CL = 10 pF Receiver FIR Pulse Width tpw (FIR) 85 165 ns 1/2 15[12], CL = 10 pF, VCC = 3 to 3.6 V 190 ns 1/2 15[12], CL = 10 pF, VCC = 2.7 V Receiver ASK Pulse Width tpw (ASK) 1 s 500 kHz/50% duty cycle carrier ASK[13] Receiver Latency Time for FIR tL (FIR) 40 50 s Receiver Latency Time for SIR tL (SIR) 20 50 s Receiver Rise/Fall Times tr/f (RXD) 25 ns [14] Receiver Wake Up Time tW 100 s
Notes: 8. An in-band optical signal is a pulse/sequence where the peak wavelength, p, is defined as 850 p 900 nm, and the pulse characteristics are compliant with the IrDA Serial Infrared Physical Layer Link Specification. 9. Logic Low is a pulsed response. The condition is maintained for duration dependent on pattern and strength of the incident intensity. 10. For in-band signals 115.2 kb/s where 3.6 W/cm2 EI 500 mW/cm2. 11. For in-band signals at 1.15 Mb/s where 9.0 W/cm2 EI 500 mW/cm2. 12. For in-band signals of 125 ns pulse width, 4 Mb/s, 4 PPM at recommended 400 mA drive current. 13. Pulse width specified is the pulse width of the second 500 kHz carrier pulse received in a data bit. The first 500 kHz carrier pulse may exceed 2 s in width, which will not affect correct demodulation of the data stream. An ASK or DASK system using the HSDL-3602 has been shown to correctly receive all data bits for 9 W/cm2 EI 500 mW/cm2 incoming signal strength. ASK or DASK should use the FIR channel enabled. 14. The wake up time is the time between the transition from a shutdown state to an active state, and the time when the receiver is active and ready to receive infrared signals.
6
TXD "Stuck ON" Protection
TXD
RXD Output Waveform
tpw VOH 90% 50%
LED
VOL
10%
tpw (MAX.)
tf
tr
LED Optical Waveform
tpw LED ON
Receiver Wake Up Time Definition (when MD0 1 and MD1 0)
RX LIGHT
90% 50% 10%
LED OFF
RXD
tr tf
VALID DATA
tw
7
HSDL-3602-007 and HSDL-3602-037 Package Outline with Dimension and Recommended PC Board Pad Layout
MOUNTING CENTER 6.10
1.17 4.98 4.18
TOP VIEW
2.55
R 2.00
R 1.77
4.00 1.90 0.80 1.20 4.05 SIDE VIEW PIN 1 0.80 1.70 3.24 12.20 FRONT VIEW ALL DIMENSIONS IN MILLIMETERS (mm). DIMENSION TOLERANCE IS 0.20 mm UNLESS OTHERWISE SPECIFIED. MOUNTING CENTER PIN 1 0.70 0.43 1.05
PIN 10 PIN 1
1.90 PIN 10 3.84
PIN 10
MID OF LAND
2.40
2.08 0.70 4.95 0.45 2.35
10 CASTELLATION: PITCH 1.1 0.1 CUMULATIVE 9.90 0.1 BACK VIEW
2.84 LAND PATTERN
8
HSDL-3602-008 and HSDL-3602-038 Package Outline with Dimension and Recommended PC Board Pad Layout
11.7 5 0.36 0.53 0.47 0.85
R2
2.5
0.31
0.31
0.83 2.08 0.3
R2
.3
.1
3.85 +0.05 4.16 -0.00 2.08
0.84
0.42 0.94 5 3.24
1.46
2.57 3.84 5
0.28 1.77 +0.05 2.15 -0.00
12.2 +0.10 -0.00
+0.05 11.7 -0.00
0.1 4.65
R2
R1
.77
0.1
0.94 0.8 0.73
1.95
9
Tape and Reel Dimensions (HSDL-3602-007, -037)
ALL DIMENSIONS IN MILLIMETERS (mm) QUANTITY = 400 PIECES PER REEL (HSDL-3602-007) 1800 PIECES PER TAPE (HSDL-3602-037)
13.00 0.50 R 1.00 (40 mm MIN.) EMPTY PARTS MOUNTED (400 mm MIN.) LEADER
21.00 0.80 2.00 0.50 DIRECTION OF PULLING EMPTY (40 mm MIN.)
CONFIGURATION OF TAPE LABEL
SHAPE AND DIMENSIONS OF REELS
A
10
4 AE1.55 0.05
5 2.00 0.10
6 4.00 0.10
B
3 1.75 0.10 5 (MAX.) 11.50 0.10 2
A 3.8
24.00 0.30 1 AE1.5 0.1 A A 8.00 0.10 7 A 8 B
12 12.50 0.10
10 11
0.40 0.10 4.25 0.10 SECTION B-B
5 (MAX.)
4.4 A 5.20 0.10 SECTION A-A 9 A
10
Tape and Reel Dimensions (HSDL-3602-008, -038)
ALL DIMENSIONS IN MILLIMETERS (mm) QUANTITY = 400 PIECES PER REEL (HSDL-3602-008) 1800 PIECES PER TAPE (HSDL-3602-038)
13.00 0.50 R 1.00 (40 mm MIN.) EMPTY PARTS MOUNTED (400 mm MIN.) LEADER
21.00 0.80 2.00 0.50 DIRECTION OF PULLING EMPTY (40 mm MIN.)
CONFIGURATION OF TAPE LABEL
SHAPE AND DIMENSIONS OF REELS
Do
Po
P2
D1
B
E 5 (MAX.) F W Bo
8 0.10 A 5.4 0.15 5 (MAX.) A T Ko SECTION B-B
P1
B
Ao SECTION A-A SYMBOL SPEC SYMBOL SPEC Ao 4.4 0.10 E 1.75 0.10 Bo 12.50 0.10 F 11.5 0.10 Ko 4.85 0.10 Do 1.55 0.10 Po 4.0 0.10 D1 1.5 0.10 P1 8.0 0.10 W 24.0 0.3 P2 2.0 0.10 10Po 40.0 0.20 T 0.35 0.10
NOTES: 1. I.D. sprocket hole pitch cumulative tolerance is 0.2 mm. 2. Corner camber shall be not more than 1 mm per 100 mm through a length of 250 mm. 3. Ao and Bo measured on a place 0.3 mm above the bottom of the pocket. 4. Ko measured from a place on the inside bottom of the pocket to top surface of carrier. 5. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.
11
Moisture Proof Packaging
All HSDL-3602 options are shipped in moisture proof package. Once opened, moisture absorption begins.
Baking Conditions
If the parts are not stored in dry conditions, they must be baked before reflow to prevent damage to the parts. Package
UNITS IN A SEALED MOISTURE-PROOF PACKAGE
Temp. 60C 100C 125C 150C
Time 48 hours 4 hours 2 hours 1 hour
In reels In bulk
PACKAGE IS OPENED (UNSEALED)
Baking should be done only once.
Recommended Storage Conditions
ENVIRONMENT LESS THAN 30 C, AND LESS THAN 60% RH YES
Storage Temperature Relative Humidity
10C to 30C below 60% RH
NO BAKING IS NECESSARY
YES
PACKAGE IS OPENED LESS THAN 72 HOURS
Time from Unsealing to Soldering
After removal from the bag, the parts should be soldered within 3 days if stored at the recommended storage conditions. If times longer than 72 hours are needed, the parts must be stored in a dry box.
NO
PERFORM RECOMMENDED BAKING CONDITIONS
NO
12
Recommended Reflow Profile
255 230 220 200 180 160 120 80 25 0 P1 HEAT UP 50 100 P2 SOLDER PASTE DRY 150 t-TIME (SECONDS) P3 SOLDER REFLOW P4 COOL DOWN 200 250 300 R1 R2 60 sec. MAX. ABOVE 220 C MAX. 260 C
R3 R4
T - TEMPERATURE - ( C)
R5
Process Zone Heat Up Solder Paste Dry Solder Reflow
Symbol P1, R1 P2, R2 P3, R3 P3, R4 P4, R5
Cool Down
T 25C to 160C 160C to 200C 200C to 255C (260C at 10 seconds max.) 255C to 200C 200C to 25C
Maximum T/time 4C/s 0.5C/s 4C/s -6C/s -6C/s
The reflow profile is a straight-line representation of a nominal temperature profile for a convective reflow solder process. The temperature profile is divided into four process zones, each with different T/time temperature change rates. The T/time rates are detailed in the following table. The temperatures are measured at the component to printed circuit board connections. In process zone P1, the PC board and HSDL-3602 castellation pins are heated to a temperature of 160C to activate the flux in the solder paste. The temperature ramp up rate, R1, is limited to 4C per second to allow for even heating of both the PC board and HSDL-3602 castellations. Process zone P2 should be of sufficient time duration (60 to 120 seconds) to dry the solder paste. The temperature is raised to a level just below the liquidus point of the solder, usually 200C (392F). Process zone P3 is the solder reflow zone. In zone P3, the temperature is quickly raised above the liquidus point of solder to 255C (491F) for optimum results. The dwell time above the liquidus point of solder should
be between 20 and 60 seconds. It usually takes about 20 seconds to assure proper coalescing of the solder balls into liquid solder and the formation of good solder connections. Beyond a dwell time of 60 seconds, the intermetallic growth within the solder connections becomes excessive, resulting in the formation of weak and unreliable connections. The temperature is then rapidly reduced to a point below the solidus temperature of the solder, usually 200C (392F), to allow the solder within the connections to freeze solid. Process zone P4 is the cool down after solder freeze. The cool down rate, R5, from the liquidus point of the solder to 25C (77F) should not exceed 6C per second maximum. This limitation is necessary to allow the PC board and HSDL-3602 castellations to change dimensions evenly, putting minimal stresses on the HSDL-3602 transceiver.
13
Appendix A: HSDL-3602-007/-037 SMT Assembly Application Note
1.0. Solder Pad, Mask, and Metal Solder Stencil Aperture
STENCIL APERTURE METAL STENCIL FOR SOLDER PASTE PRINTING
LAND PATTERN
SOLDER MASK PCBA
Figure 1. Stencil and PCBA.
HSDL-3602 fig 1.0
1.1. Recommended Land Pattern for HSDL-3602-007/-037 Dim. a b c (pitch) d e f g mm 2.40 0.70 1.10 2.35 2.80 3.13 4.31 inches 0.095 0.028 0.043 0.093 0.110 0.123 0.170
SHIELD SOLDER PAD e
d g
Y
Rx LENS b theta Tx LENS f
X
h
a
FIDUCIAL
10x PAD
c
FIDUCIAL
Figure 2. Top view of land pattern.
14
1.2. Adjacent Land Keep-out and Solder Mask Areas Dim. mm inches h min. 0.2 min. 0.008 j 13.4 0.528 k 4.7 0.185 l 3.2 0.126 * Adjacent land keep-out is the maximum space occupied by the unit relative to the land pattern. There should be no other SMD components within this area. * "h" is the minimum solder resist strip width required to avoid solder bridging adjacent pads. * It is recommended that 2 fiducial cross be placed at mid-length of the pads for unit alignment. Note : Wet/Liquid Photo-Imagineable solder resist/mask is recommended.
j
Tx LENS
Rx LENS
DIM. h j k l
mm MIN. 0.2 13.4 4.7 3.2
INCHES MIN. 0.008 0.528 0.185 0.126
LAND
h Y
SOLDER MASK
k
* ADJACENT LAND KEEP-OUT IS THE MAXIMUM SPACE OCCUPIED BY THE UNIT RELATIVE TO THE LAND PATTERN. THERE SHOULD BE NO OTHER SMD COMPONENTS WITHIN THIS AREA. * "h" IS THE MINIMUM SOLDER RESIST STRIP WIDTH REQUIRED TO AVOID SOLDER BRIDGING ADJACENT PADS.
l
* IT IS RECOMMENDED THAT 2 FIDUCIAL CROSS BE PLACED AT MID-LENGTH OF THE PADS FOR UNIT ALIGNMENT.
Figure 3. HSDL-3602-007/-037 PCBA-Adjacent land keep-out and solder mask.
15
2.0. Recommended solder paste/cream volume for castellation joints
Based on calculation and experiment, the printed solder paste volume required per castellation pad is 0.30 cubic mm (based on either no-clean or aqueous solder cream types with typically 60 to 65% solid content by volume). See Figure 4
2.1. Recommended Metal Solder Stencil Aperture
It is recommended that only 0.152 mm (0.006 inches) or 0.127 mm (0.005 inches) thick stencil be used for solder paste printing. This is to ensure adequate printed solder paste volume and no shorting. The following combination of metal stencil aperture and metal stencil thickness should be used:
t, nominal stencil thickness l, length of aperture mm inches mm inches 0.152 0.006 2.8 0.05 0.110 0.002 0.127 0.005 3.4 0.05 0.134 0.002 w, the width of aperture is fixed at 0.70 mm (0.028 inches) Aperture opening for shield pad is 2.8 mm x 2.35 mm as per land dimension.
APERTURE AS PER LAND t (STENCIL THICKNESS)
SOLDER PASTE
w l
Figure 4. Solder paste stencil aperture.
HSDL-3602 3.0. Pick and Place Misalignment Tolerancefig 4.0Product and Self-Alignment after Solder Reflow
If the printed solder paste volume is adequate, the unit will self-align in the X-direction after solder reflow. Units should be properly reflowed in IR Hot Air convection oven using the recommended reflow profile. The direction of board travel does not matter.
Allowable Misalignment Tolerance X-direction 0.2 mm (0.008 inches) Theta-direction 2 degrees
16
3.1. Tolerance for X-axis Alignment of Castellation
Misalignment of castellation to the land pad should not exceed 0.2 mm or approximately half the width of the castellation during placement of the unit. The castellations will completely self-align to the pads during solder reflow as seen in the pictures below.
Picture 1. Castellation misaligned to land pads in X-axis before reflow.
Picture 2. Castellation self-align to land pads after reflow.
3.2. Tolerance for Rotational (Theta) Misalignment
Units when mounted should not be rotated more than 2 degrees with reference to center X-Y as specified in Figure 2. Pictures 3 and 4 show units before and after reflow. Units with a Theta misalignment of more than 2 degrees do not completely self-align after reflow. Units with 2 degree rotational or Theta misalignment self-aligned completely after solder reflow.
Picture 3. Unit is rotated before reflow.
Picture 4. Unit self-aligns after reflow.
17
3.3. Y-axis Misalignment of Castellation
In the Y-direction, the unit does not self-align after solder reflow. It is recommended that the unit be placed in line with the fiducial mark (mid-length of land pad). This will enable sufficient land length (minimum of 1/2 land length) to form a good joint. See Figure 5.
LENS EDGE FIDUCIAL
Y
MINIMUM 1/2 THE LENGTH OF THE LAND PAD
Figure 5. Section of a castellation in Y-axis.
3.4. Example of Good HSDL-3602 fig 5.0 HSDL-3602-007/-037 Castellation Solder Joints
This joint is formed when the printed solder paste volume is adequate, i.e., 0.30 cubic mm and reflowed properly. It should be reflowed in IR Hot-air convection reflow oven. Direction of board travel does not matter.
Picture 5. Good solder joint.
4.0. Solder Volume Evaluation and Calculation
Geometery of an HSDL-3602-007/-037 solder fillet.
0.45 0.20
0.8
1.2
0.70
0.4
0.7
18
Appendix B: HSDL-3602-008/-038 SMT Assembly Application Note
1.0. Solder Pad, Mask, and Metal Solder Stencil Aperture
STENCIL APERTURE METAL STENCIL FOR SOLDER PASTE PRINTING
LAND PATTERN
SOLDER MASK PCBA
Figure 1. Stencil and PCBA.
1.1. Recommended Land Pattern for HSDL-3602-008/-038 Dim. a b c (pitch) d e f g mm 1.95 0.60 1.10 1.60 5.70 3.80 2.40 inches 0.077 0.024 0.043 0.063 0.224 0.123 0.170
SHIELD SOLDER PAD e
HSDL-3602 fig 1.0
d g
Y
Rx LENS b theta Tx LENS f
X
h
a
FIDUCIAL
10x PAD
c
FIDUCIAL
19
2.0 Y-axis Misalignment of Castellation
In the Y-direction, the unit does not self-align after solder reflow. It is recommended that the unit be placed in line with the fiducial mark (mid-length of land pad). This will enable sufficient land length (minimum of 1/2 land length) to form a good joint. See Figure 2.
Y
FIDUCIAL 1/2 THE LENGTH OF THE CASTELLATION PAD
Figure 2. Section of a castellation in Y-axis.
20
Appendix C: General Application Guide for the HSDL-3602 Infrared IrDA(R) Compliant 4 Mb/s Transceiver Description
The HSDL-3602 wide voltage operating range infrared transceiver is a low-cost and small form factor that is designed to address the mobile computing market such as notebooks, printers and LAN access as well as small embedded mobile products such as digital cameras, cellular phones, and PDAs. It is fully compliant to IrDA 1.1 specification up to 4 Mb/s, and supports HP-SIR, Sharp ASK, and TV Remote modes. The design of the HSDL-3602 also includes the following unique features: * Low passive component count. * Adjustable Optical Power Management (full, 2/3, 1/3 power). * Shutdown mode for low power consumption requirement. * Single-receive output for all data rates. Selection of Resistor R1 Resistor R1 should be selected to provide the appropriate peak pulse LED current over different ranges of Vcc. The recommended R1 for the voltage range of 2.7 V to 3.3 V is 2.2 while for 3.0 V to 3.6 V is 2.7 . The HSDL3602 typically provides 250 mW/sr of intensity at the recommended minimum peak pulse LED current of 400 mA. Interface to Recommended I/O chips The HSDL-3602's TXD data input is buffered to allow for CMOS drive levels. No peaking circuit or capacitor is required. Data rate from 9.6 kb/s up to 4 Mb/s is available at the RXD pin. The FIR_SEL pin selects the data rate that is receivable through RXD. Data rates up to 115.2 kb/s can be received if FIR_SEL is set to logic low. Data rates up to 4 Mb/s can be received if FIR_SEL is set to logic high. Software driver is necessary to program the FIR_SEL to low or high at a given data rate. 4 Mb/s IR link distance of greater than 1.5 meters have been demonstrated using typical HSDL-3602 units with National Semiconductor's PC87109 3 V Endec and Super I/Os, and the SMC Super I/O chips. (A) National Semiconductor Super I/O and Infrared Controller For National Semiconductor Super I/O and Infrared Controller chips, IR link can be realized with the following connections: * Connect IRTX of the National Super I/O or IR Controller to TXD (pin 9) of the HSDL-3602. * Connect IRRX1 of the National Super I/O or IR Controller to RXD (pin 8) of the HSDL-3602. * Connect IRSL0 of the National Super I/O or IR Controller to FIR_SEL (pin 3) of the HSDL-3602. Please refer to the table below for the IR pin assignments for the National Super I/O and IR Controllers that support IrDA 1.1 up to 4 Mb/s:
Adjustable Optical Power Management
The HSDL-3602 transmitter offers user-adjustable optical power levels. The use of two logic-level mode-select input pins, MODE 0 and MODE 1, offers shutdown mode as well as three transmit power levels as shown in the following Table. The power levels are setup to correspond nominally to maximum, two-third, and one-third of the transmission distance. This unique feature allows lower optical power to be transmitted at shorter link distances to reduce power consumption. MODE 1 0 0 1 MODE 1 0 0 1 1 Transmitter Shutdown Full Power 2/3 Power 1/3 Power
There are 2 basic means to adjust the optical power of the HSDL-3602: Dynamic: This implementation enables the transceiver pair to adjust their transmitter power according to the link distance. However, this requires the IrDA protocol stack (mainly the IrLAP layer) to be modified. Please contact Agilent Application group for further details. Static: Pre-program the ROM BIOS of the system (e.g. notebook PC, digital camera, cell phones, or PDA) to allow the end user to select the desired optical power during the system setup stage.
21
(B) HSDL-3602 Interoperability with National Semiconductor PC97338VJG SIO Evaluation R eport Introduction
The objective of this report is to demonstrate the interoperability of the HSDL-3602 IR transceiver IR module as wireless communication ports at the speed of 2.4 kb/s - 4 Mb/s with NS's PC97338VJG Super I/O under typical operating conditions. (2) The test software used in this interoperability test is provided by National Semiconductor. A file size of 1.7M byte from the master device, with the PC97338VJG performing the framing, encoding is transmitted to the slave device. The slave device, with the PC97338VJG performing the decoding, and CRC checksum, will receive the file. The file is then checked for error by comparing the received file with the original file using the DOS "fc" command. The link distance is measured by adjusting the distance between the master and slave for errorless data communications.
Test Procedures
(1) Two PC97338VJG evaluation boards were connected to the ISA Bus of two PCs (Pentium 200 MHz) running Microsoft's DOS operating system. One system with an HSDL-3602 IR transceiver connected to the PC97338VJG evaluation board will act as the master device. Another system with an HSDL-3602 IR transceiver connected to the PC97338VJG will act as the slave device (i.e. Device Under Test). IRTX 63 81 39 15
(3)
PC97/87338VJG PC87308VUL PC87108AVHG PC87109VBE
IRRX1 65 80 38 16
IRSL0 66 79 37 14
Please refer to the National Semiconductor data sheets and application notes for updated information.
VCC
R1 LEDA (10)
TXD (9) IRTX NATIONAL SEMICONDUCTOR SUPER I/O OR IR CONTROLLER MD0 (4) MD1 (5) * * RXD (8)
SP
IRRX1
HSDL-3602
IRSL0 FIR_SEL (3) CX1 GND (7) * MODE GROUND FOR FULL POWER OPERATION CX2 VCC (1) AGND (2) HSDL-3600 FUNCTIONAL BLOCK DIAGRAM
22
HSDL-3602 FUNCTIONAL DIAGRAM (A)
HSDL-3602 Interoperability with NS PC97338 Report
(i) Test Conditions
HSDL-3602 Interoperability with SMC 669/769 Report
(i) Test Conditions
VCC = 3.0 - 3.6 V RLED = 2.7 Optical transmitter pulse width = 125 ns Mode set to full power
(ii) Test Result
Vcc = 3.0 - 3.6 V RLED = 2.2 Optical transmitter pulse width = 125 ns Mode set to full power
(ii) Test Result
The interoperability test results show that HSDL-3602 IR transceiver can operate 1.5 meter link distance from 3 V to 3.6 V with NS's PC97338 at any IrDA 1.1 data rate without error.
The interoperability test results show that HSDL-3602 IR transceiver can operate 1.5 meter link distance from 3 V to 3.6 V with SMC 669/769 at any IrDA 1.1 data rate without error.
(C) Standard Micro System Corporation (SMC) Super and Ultra I/O Controllers
For SMC Super and Ultra I/O Controller chips, IR link can be realized with the following connections: * Connect IRTX of the SMC Super or Ultra I/O Controller to TXD (pin 9) of the HSDL-3602. * Connect IRRX of the SMC Super or Ultra I/O Controller to RXD (pin 8) of the HSDL-3602. * Connect IRMODE of the Super or Ultra I/O Controller to FIR_SEL (pin 3) of the HSDL-3602. Please refer to the table below for the IR pin assignments for the SMC Super or Ultra I/O Controllers that support IrDA 1.1 up to 4Mb/s:
VCC
14.314 MHz CLOCK
R1 LEDA (10)
A0 - A3 RD, WR, CS SYSTEM BUS D0 - D7 DRQ DACK, TC IRQ NATIONAL SEMICONDUCTOR PC97338VJG SUPER I/O IRTX (63)
TXD (9)
SP
IRRX1 (65) *
MD0 (4) MD1 (5) * RXD (8) HSDL-3602
IRSL0 (66) FIR_SEL (3) CX1 GND (7) * MODE GROUND FOR FULL POWER OPERATION CX2 VCC (1) AGND (2) HSDL-3602 FUNCTIONAL BLOCK DIAGRAM HSDL-3602 FUNCTIONAL DIAGRAM (B)
23
FDC37C669FR FDC37N769 FDC37C957/8FR
IRTX 89 87 204
IRRX 88 86 203
IRMODE 23 21 145 or 190
HSDL-3602 Interoperability with SMC's Super I/O or IR Controller
VCC
R1 LEDA (10)
IRRX
RXD (8)
STANDARD MICROSYSTEM CORPORATION SUPER I/O OR IR CONTROLLER
IRMODE
FIR_SEL (3) HSDL-3602
IRTX
TXD (9)
SP
MD0 MODE GROUND FOR FULL POWER OPERATION
MD1
CX1 GND (7) CX2
4
5 VCC (1) AGND (2)
24
Appendix D: Optical Port Dimensions for HSDL-3602:
To ensure IrDA compliance, some constraints on the height and width of the window exist. The minimum dimensions ensure that the IrDA cone angles are met without vignetting. The maximum dimensions minimize the effects of stray light. The minimum size corresponds to a cone angle of 300 and the maximum size corresponds to a cone angle of 60. In the figure below, X is the width of the window, Y is the height of the window and Z is the distance from the HSDL-3602 to the back of the window. The distance from the center of the LED lens to the center of the photodiode lens, K, is 7.08mm. The equations for computing the window dimensions are as follows: X = K + 2*(Z+D)*tanA Y = 2*(Z+D)*tanA The above equations assume that the thickness of the window is negligible compared to the distance of the module from the back of the window (Z). If they are comparable, Z' replaces Z in the above equation. Z' is defined as Z'=Z+t/n where `t' is the thickness of the window and `n' is the refractive index of the window material.
OPAQUE MATERIAL
IR TRANSPARENT WINDOW
X IR TRANSPARENT WINDOW K OPAQUE MATERIAL
Z A
D
HSDL-3602 Optical Port Dimensions
Section of a castellation in Y-axis.
25
The depth of the LED image inside the HSDL-3602, D, is 8mm. `A' is the required half angle for viewing. For IrDA compliance, the minimum is 150 and the maximum is 300. Assuming the thickness of the window to be negligible, the equations result in the following tables and graphs: Aperture Width (x, mm) max. min. 16.318 11.367 17.472 11.903 18.627 12.439 19.782 12.975 20.936 13.511 22.091 14.047 23.246 14.583 24.401 15.118 25.555 15.654 26.710 16.190 Aperture height (y, mm) max. min. 9.238 4.287 10.392 4.823 11.547 5.359 12.702 5.895 13.856 6.431 15.011 6.967 16.166 7.503 17.321 8.038 18.475 8.574 19.630 9.110
Module Depth, (z) mm 0 1 2 3 4 5 6 7 8 9
APERTURE WIDTH (X) vs MODULE DEPTH 30 25 20 15 10 5 0 25 20 15
APERTURE HEIGHT (Y) vs MODULE DEPTH
APERTURE WIDTH (X) - mm
APERTURE HEIGHT (Y) - mm
10 5 0 Y MAX. Y MIN. 0 1 2 3 4 5 6 7 8 9 MODULE DEPTH (Z) - mm
X MAX. X MIN.
0
1
2
3
4
5
6
7
8
9
MODULE DEPTH (Z) - mm
HSDL-3602 Width vs Depth
HSDL-3602 Height vs Depth
26
Window Material
Almost any plastic material will work as a window material. Polycarbonate is recommended. The surface finish of the plastic should be smooth, without any texture. An IR filter dye may be used in the window to make it look black to the eye, but the total optical loss of the window should be 10 percent or less for best optical performance. Light loss should be measured at 875 nm.
Shape of the Window
From an optics standpoint, the window should be flat. This ensures that the window will not alter either the radiation pattern of the LED, or the receive pattern of the photodiode.
If the window must be curved for mechanical or industrial design reasons, place the same curve on the back side of the window that has an identical radius as the front side. While this will not completely eliminate the lens effect of the front curved surface, it will significantly reduce the effects. The amount of change in the radiation pattern is dependent upon the material chosen for the window, the radius of the front and back curves, and the distance from the back surface to the transceiver. Once these items are known, a lens design can be made which will eliminate the effect of the front surface curve. The following drawings show the effects of a curved window on the radiation pattern. In all cases, the center thickness of the window is 1.5 mm, the window is made of polycarbonate plastic, and the distance from the transceiver to the back surface of the window is 3 mm.
Flat Window (First choice)
Curved Front and Back (Second choice)
Curved Front, Flat Back (Do not use)
HSDL-3602 Curved Window
HSDL-3602 Curved/Flat Window
HSDL-3602 Flat Window
For product information and a complete list of distributors, please go to our web site: www.avagotech.com Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Pte. in the United States and other countries. Data subject to change. Copyright (c) 2006 Avago Technologies Pte. All rights reserved. 5988-9347EN - May 30, 2006
27

▲Up To Search▲

Price & Availability of HSDL-3602-007

	To Download HSDL-3602-007 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .